|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D |
|
|
|
|
M |
M |
|
M |
M |
M |
|
|
M |
M |
M |
|
|
1 |
E |
M |
|
|
T |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SPI flash fixed next address
CONFIG_MULTIBOOT_CORE.MSPIADDR[0] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[1] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[2] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[3] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[4] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[5] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[6] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[7] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[8] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[9] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[10] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[11] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[12] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[13] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[14] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[15] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[16] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[17] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[18] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[19] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[20] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[21] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[22] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[23] | |
CONFIG_MULTIBOOT_CORE.MSPIADDR[24] | F26B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[25] | F27B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[26] | F29B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[27] | F30B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[28] | F31B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[29] | F34B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[30] | F35B0 |
CONFIG_MULTIBOOT_CORE.MSPIADDR[31] | F36B0 |
CONFIG_HSE_CORE primitive mode
Value | F41B0 |
---|---|
CONFIG_HSE_CORE | 1 |
NONE | - |
changes point at which DONE is asserted during startup
Value | F21B0 |
---|---|
DIS | - |
EN | 1 |
Value | F40B0 |
---|---|
DIS | - |
EN | 1 |
Value | F44B0 |
---|---|
INV | 1 |
NINV | - |