EBR_5 Tile Documentation

Config Bitmap

E
W
E
W
E
W
E
W
E
W
E
W
E
W
E
W
E
W
E
W
F
W
F
R
F
W
F
R
F
 
F
 
F
 
F
 
F
 
F
M
F
E
F
E
F
E
F
E
F
E
F
M
F
F
F
F
F
F
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Configuration Words

Configuration word EBR1.FIFO16K_MODE.ALMOST_EMPTY

FIFO 'almost empty' output threshold

EBR1.FIFO16K_MODE.ALMOST_EMPTY[0]
EBR1.FIFO16K_MODE.ALMOST_EMPTY[1]
EBR1.FIFO16K_MODE.ALMOST_EMPTY[2]
EBR1.FIFO16K_MODE.ALMOST_EMPTY[3]
EBR1.FIFO16K_MODE.ALMOST_EMPTY[4]F0B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[5]F2B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[6]F4B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[7]F6B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[8]F8B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[9]F10B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[10]F12B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[11]F14B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[12]F16B0
EBR1.FIFO16K_MODE.ALMOST_EMPTY[13]F18B0

Configuration word EBR1.FIFO16K_MODE.ALMOST_FULL

FIFO 'almost full' output threshold

EBR1.FIFO16K_MODE.ALMOST_FULL[0]F20B0
EBR1.FIFO16K_MODE.ALMOST_FULL[1]F22B0
EBR1.FIFO16K_MODE.ALMOST_FULL[2]F24B0
EBR1.FIFO16K_MODE.ALMOST_FULL[3]F26B0
EBR1.FIFO16K_MODE.ALMOST_FULL[4]F28B0
EBR1.FIFO16K_MODE.ALMOST_FULL[5]F30B0
EBR1.FIFO16K_MODE.ALMOST_FULL[6]F32B0
EBR1.FIFO16K_MODE.ALMOST_FULL[7]F34B0
EBR1.FIFO16K_MODE.ALMOST_FULL[8]F36B0
EBR1.FIFO16K_MODE.ALMOST_FULL[9]F38B0
EBR1.FIFO16K_MODE.ALMOST_FULL[10]F40B0
EBR1.FIFO16K_MODE.ALMOST_FULL[11]F42B0
EBR1.FIFO16K_MODE.ALMOST_FULL[12]F44B0
EBR1.FIFO16K_MODE.ALMOST_FULL[13]F46B0

Configuration word EBR1.FIFO16K_MODE.EMPTYBITS

FIFO 'empty' threshold

EBR1.FIFO16K_MODE.EMPTYBITS[0]F41B0
EBR1.FIFO16K_MODE.EMPTYBITS[1]F43B0
EBR1.FIFO16K_MODE.EMPTYBITS[2]F45B0
EBR1.FIFO16K_MODE.EMPTYBITS[3]F47B0
EBR1.FIFO16K_MODE.EMPTYBITS[4]F49B0

Configuration word EBR1.FIFO16K_MODE.FULLBITS

FIFO 'full' threshold

EBR1.FIFO16K_MODE.FULLBITS[0]
EBR1.FIFO16K_MODE.FULLBITS[1]
EBR1.FIFO16K_MODE.FULLBITS[2]
EBR1.FIFO16K_MODE.FULLBITS[3]
EBR1.FIFO16K_MODE.FULLBITS[4]
EBR1.FIFO16K_MODE.FULLBITS[5]
EBR1.FIFO16K_MODE.FULLBITS[6]F48B0
EBR1.FIFO16K_MODE.FULLBITS[7]F50B0
EBR1.FIFO16K_MODE.FULLBITS[8]F52B0
EBR1.FIFO16K_MODE.FULLBITS[9]F53B0
EBR1.FIFO16K_MODE.FULLBITS[10]F54B0
EBR1.FIFO16K_MODE.FULLBITS[11]F55B0
EBR1.FIFO16K_MODE.FULLBITS[12]F56B0
EBR1.FIFO16K_MODE.FULLBITS[13]F57B0

Configuration word EBR1.WID

unique ID for the BRAM, used to initialise it in the bitstream

EBR1.WID[0]F1B0
EBR1.WID[1]F3B0
EBR1.WID[2]F5B0
EBR1.WID[3]F7B0
EBR1.WID[4]F9B0
EBR1.WID[5]F11B0
EBR1.WID[6]F13B0
EBR1.WID[7]F15B0
EBR1.WID[8]F17B0
EBR1.WID[9]F19B0
EBR1.WID[10]F21B0

Configuration Enums

Configuration enum EBR1.DP16K_MODE.ASYNC_RST_RELEASE_B

Value F27B0
ASYNC 1
SYNC -

Configuration enum EBR1.DP16K_MODE.RSTAMUX

Value F23B0
INV 1
RSTA -

Configuration enum EBR1.DP16K_MODE.WEBMUX

Value F25B0
INV 1
WEB -

Configuration enum EBR1.FIFO16K_MODE.ASYNC_RST_RELEASE_B

Value F27B0
ASYNC 1
SYNC -

Configuration enum EBR1.FIFO16K_MODE.RSTAMUX

Value F23B0
INV 1
RSTA -

Configuration enum EBR1.MODE

EBR1 primitive mode

Value F25B0 F39B0 F51B0
DP16K_MODE - - 1
FIFO16K_MODE 1 - 1
NONE - - -
PDP16K_MODE 1 - 1
PDPSC16K_MODE 1 1 1
SP16K_MODE - 1 1

Configuration enum EBR1.PDP16K_MODE.ASYNC_RST_RELEASE

Value F27B0
ASYNC 1
SYNC -

Configuration enum EBR1.PDP16K_MODE.RSTMUX

Value F23B0
INV 1
RST -

Configuration enum EBR1.PDPSC16K_MODE.ASYNC_RST_RELEASE

Value F27B0
ASYNC 1
SYNC -

Configuration enum EBR1.PDPSC16K_MODE.RSTMUX

Value F23B0
INV 1
RST -

Configuration enum EBR1.SP16K_MODE.ASYNC_RST_RELEASE

Value F27B0
ASYNC 1
SYNC -

Configuration enum EBR1.SP16K_MODE.RSTMUX

Value F23B0
INV 1
RST -

Configuration enum EBR1.SP16K_MODE.WEMUX

Value F25B0
INV 1
WE -