SYSIO_B3_0/PIOA (SEIO18_CORE) Bel Documentation

Bel Pins

PinWire
B↔ JIOPAD_DIFFIO18_CORE_IOAtop level pad signal
I← JPADDO_DIFFIO18_CORE_IOAoutput buffer input from fabric/IOLOGIC
T← JPADDT_DIFFIO18_CORE_IOAoutput buffer tristate (0=driven, 1=hi-z)
O→ JPADDI_DIFFIO18_CORE_IOAinput buffer output to fabric/IOLOGIC
DOLP← JDOLP_DIFFIO18_CORE_IOADPHY LP mode output buffer input
INLP→ JINLP_DIFFIO18_CORE_IOADPHY LP mode input buffer output
INADC→ JINADC_DIFFIO18_CORE_IOAanalog signal out to ADC